The processor does not properly clear microarchitectural state after incorrect microcode assists or speculative execution, resulting in transient execution.
Hardware ensures that no illegal data flows from faulting micro-ops exists at the microarchitectural level.
Include instructions that explicitly remove traces of unneeded computations from software interactions with microarchitectural elements e.g. lfence, sfence, mfence, clflush.